Basic Electronics

Basic Electronics Engineering Bachelor of Engineering(BE) videos According to syllabus of Institute of Engineering(IoE), Tribhuvan University (TU)

Advanced 5 (1 Reviews ) 225 Students enrolled
Last updated Thu, 19-May-2022 Nepali
What will I learn?

Curriculum for this course
233 Lessons 22h 0m
1. Introduction to Course
1 Lessons 1m
  • Marking Schemes 1 Minutes Free
  • 1. Active and Passive components 7 Minutes Free
  • 2. Kirchhoff's Law 1 Minutes Free
  • 3. Signal Sources 2 Minutes
  • 4. Controlled Source 4 Minutes
  • 5. Superposition Theorem 9 Minutes
  • 6. Superposition Theorem Example 2 11 Minutes
  • 7. Superposition Example 3 6 Minutes
  • 8. Thevenin's theorem 8 Minutes
  • 9. Thevenin's example 2 5 Minutes
  • 10. Thevenin's Example 3 6 Minutes
  • 11. Norton's Theorem 7 Minutes
  • 12. Norton Example2 7 Minutes
  • 13. Filter 3 Minutes
  • 14. Low Pass Filter 5 Minutes
  • 15. RC High pass Filter 3 Minutes
  • 16. Gain Transconductance and Transimpedance 4 Minutes
  • 1. Diode 4 Minutes
  • 2. Diode biasing 5 Minutes
  • 3. IV characterstics of diode 4 Minutes
  • 4. load line concept 5 Minutes
  • 5. Small Signal Model 7 Minutes
  • 6. large Signal Model 2 Minutes
  • 7. Clamper Circuit 8 Minutes
  • 8. Clamper example 2 7 Minutes
  • 9. clippers example 1 7 Minutes
  • 10. clipper example 2 7 Minutes
  • 11. Clipper Example 3 4 Minutes
  • 12. Zener diode 3 Minutes
  • 13. zener diode numerical 1 11 Minutes
  • 14. zener diode example 2 6 Minutes
  • 15. Half Wave Rectifier 4 Minutes
  • 16. Full Wave Rectifier(Central Tapped) 3 Minutes
  • 17. Full-Wave Bridge Rectifier 5 Minutes
  • 18. LED and varactor diode 2 Minutes
  • 19. Photo diode and tunnel diode 4 Minutes
  • 20. Piecewise linear model 2 Minutes
  • 1. BJT 2 Minutes
  • 2. working of bjt 2 Minutes
  • 3. fixed bias configuration 4 Minutes
  • 4. Emitter bias configuration 5 Minutes
  • 5.Emitter bias numerical1 7 Minutes
  • 6. Collector feedback biasing 5 Minutes
  • 7. Collector feedback numerical 5 Minutes
  • 8. voltage divider numerical 10 Minutes
  • 9. voltage divider numerical 7 Minutes
  • 10. Common base configuration 10 Minutes
  • 11. Common emitter configuration 8 Minutes
  • 12. Common collector configuration 2 Minutes
  • 13. Loadline in BJT 9 Minutes
  • 14. Transistor Modeling 4 Minutes
  • 15. Small signal analysis( Hybrid pie model) 5 Minutes
  • 16. T-model 4 Minutes
  • 17. Differential amplifier 3 Minutes
  • 18. BJT as not gate 2 Minutes
  • 19. BJT as NAND 3 Minutes
  • 20. BNJT as NOR 3 Minutes
  • 21. Enhancement MOSFET 7 Minutes
  • 22. Depletion type MOSFET 5 Minutes
  • 23. NMOS and PMOS 11 Minutes
  • 24. CMOS 4 Minutes
  • 25. CMOS as NAND and NOR 9 Minutes
  • 26. operating point numerical 6 Minutes
  • 1. Introduction 2 Minutes
  • 2. Properties of ideal op amp 2 Minutes
  • 3. Virtual Ground 2 Minutes
  • 4. Inverting amplifier 4 Minutes
  • 5. Non inverting amplifier 5 Minutes
  • 6. Adder 4 Minutes
  • 7. Integrator 5 Minutes
  • 8. Differentiator 3 Minutes
  • 9. Numerical example 4 Minutes
  • 10. Positive and negative feedback 4 Minutes
  • 11. Barkhausen Criteria 7 Minutes
  • 12. Square wave generator(Part 1) 9 Minutes
  • 13.. Square wave generator (part 2) 4 Minutes
  • 14.Triangular wave generator 11 Minutes
  • 15. Wein Bridge Oscillator 13 Minutes
  • 16. Concept of stability 2 Minutes
  • 1. Introduction 3 Minutes
  • 2. Block diagram of communication System 3 Minutes
  • 3. Em wave and propagation 4 Minutes
  • 4. Antenna 5 Minutes
  • 5. Modulation 3 Minutes
  • 6. Broadcasting and communication 2 Minutes
  • 7. internet vs Intranet 2 Minutes
  • 8. Optical fibre 3 Minutes
  • 1. Number System 9 Minutes
  • 2. Binary to other number system 8 Minutes
  • 3. Octal to other number system 6 Minutes
  • 4. Hexadecimal to other number system 6 Minutes
  • 5. Basic Gate 3 Minutes
  • 6. Universal Gates 2 Minutes
  • 7. Ex-OR and Ex-NOR gate 3 Minutes
  • 8. NAND as universal gate 4 Minutes
  • 9. NOR as universal gate 3 Minutes
  • 10. Multiplexer 10 Minutes
  • 11. Demultiplexer 9 Minutes
  • 12. Encoder 4 Minutes
  • 13. Decoder 7 Minutes
  • 14. Combinational circuit 5 Minutes
  • 15. Minterms and maxterms 7 Minutes
  • 16. K-MAP theory 9 Minutes
  • 17. K-MAP Example 1 11 Minutes
  • 18. K-MAP Example 2 19 Minutes
  • 19. K-MAP Example 3 8 Minutes
  • 20. SR flipflop 11 Minutes
  • 21. D flipflop 4 Minutes
  • 22. jk flipflop 7 Minutes
  • 23. master-slave jk 3 Minutes
  • 24. T Flipflop 4 Minutes
  • 25. Register 3 Minutes
  • 26. SISO register 8 Minutes
  • 27. SIPO register 7 Minutes
  • 28.PISO register 10 Minutes
  • 29. PIPO register 3 Minutes
  • 30. Counter 6 Minutes
  • 1. Instrumentation system 4 Minutes
  • 2.Transducer 2 Minutes
  • 3.1 Strain gauge 3 Minutes
  • 3.2. Data logger 3 Minutes
  • 3.3 DMM 2 Minutes
  • 4. Oscilloscope 3 Minutes
  • 5. Regulated power supply 2 Minutes
  • 6. Remote Control 4 Minutes
  • 7. character display 4 Minutes
  • 8. Clock counter measurement 4 Minutes
  • 9. Audio video system 3 Minutes
  • 1. Flip flop_NOR latch 8 Minutes
  • 2. RS Flip Flop 14 Minutes
  • 3. JK flip flop 20 Minutes
  • 4. Toggle(T) flip flop 8 Minutes
  • 5. Data (D) Flip Flop 7 Minutes
  • 6. Emitter feedback biasing numerical 9 Minutes
  • 7. Collector feedback biasing numerical 8 Minutes
  • 8.1. Fixed_DC Biasing numerical _ Basic Electronics-(720p30) 9 Minutes
  • 8. Voltage divider biasing numerical 4 Minutes
  • 9. Why voltage divider biasing is called beta independent 5 Minutes
  • 10. De-Morgan's Theorem 7 Minutes
  • 11. Boolean laws and Theorem 4 Minutes
  • 12. Simplification of Boolean Expression (without using K Map) 13 Minutes
  • 13. Introduction to Logic Gates 15 Minutes
  • 14. Realization of NAND and NOR gates 33 Minutes
  • 15. K-Map _ Minterms-(1080p30) 1 Hours
  • 1. 2077 Chaitra
    • Q. 1 2 Minutes
    • Q. 2 5 Minutes
    • Q. 3 0 Minutes
    • Q. 4 5 Minutes
    • Q. 5 4 Minutes
    • Q. 6 0 Minutes
    • Q. 7 9 Minutes
    • Q. 8 3 Minutes
    • Q. 9 4 Minutes
    • Q. 10 10 Minutes
    • Q. 11 0 Minutes
    • Q. 12 1 Minutes
    • Q. 13 8 Minutes
    • Q. 14 11 Minutes
    • Q. 15 4 Minutes
    • Q. 16 4 Minutes
    2. 2073 Magh
    • Q, 1 6 Minutes
    • Q. 2 0 Minutes
    • Q. 3 4 Minutes
    • Q. 4 9 Minutes
    • Q. 5 0 Minutes
    • Q. 6 1 Minutes
    • Q. 7 4 Minutes
    • Q. 8 0 Minutes
    • Q. 9 3 Minutes
    • Q. 10 0 Minutes
    • Q. 11 3 Minutes
    • Q. 12 0 Minutes
    • Q. 13 5 Minutes
    • Q. 14 0 Minutes
    • Q. 15 0 Minutes
    3. 2074 Bhadra
    • Q. 1 2 Minutes
    • Q. 2 3 Minutes
    • Q. 3 5 Minutes
    • Q. 4 0 Minutes
    • Q. 5 9 Minutes
    • Q. 6 2 Minutes
    • Q. 7 7 Minutes
    • Q. 8 0 Minutes
    • Q. 9 0 Minutes
    • Q. 10 2 Minutes
    • Q. 11 3 Minutes
    • Q. 12 1 Minutes
    • Q. 13 3 Minutes
    • Q. 14 4 Minutes
    • Q. 15 3 Minutes
    • Q. 16 3 Minutes
    4. 2073 Bhadra
    • Q. 1 4 Minutes
    • Q. 2 11 Minutes
    • Q. 3 4 Minutes
    • Q. 4 4 Minutes
    • Q. 5 11 Minutes
    • Q. 6 1 Minutes
    • Q. 7 0 Minutes
    • Q. 8 3 Minutes
    • Q. 9 0 Minutes
    • Q. 10 0 Minutes
    • Q. 11 1 Minutes
    • Q. 12 0 Minutes
    • Q. 13 0 Minutes
    • Q. 14 0 Minutes
    • Q. 15 0 Minutes
    • Q. 16 3 Minutes
    5. 2075 Baisakh
    • Q. 1 5 Minutes
    • Q. 2 0 Minutes
    • Q. 3 2 Minutes
    • Q. 4 5 Minutes
    • Q. 5 12 Minutes
    • Q. 6 5 Minutes
    • Q. 7 3 Minutes
    • Q. 8 0 Minutes
    • Q. 9 4 Minutes
    • Q. 10 8 Minutes
    • Q. 11 2 Minutes
    • Q. 12 2 Minutes
    • Q. 13 1 Minutes
    • Q. 14 5 Minutes
    • Q. 15 0 Minutes
    • Q. 16 4 Minutes
    Requirements
    • Students are required to have knowledge of Electronics, based on syllabus of IoE
    Description

    The videos herein are strictly based on syllabus of Institute of Engineering Tribhuwan University, Nepal promoting "e-Learning in Nepal" and are made with intention to provide guidance to the "Bachelor in Engineering(BE) appearing students", for securing good results. The course tries to cover all the basics of Flip Flop (RS, JK, T, D), Fixed DC Biasing, Emitter Feedback Biasing & Collector Feedback Biasing and Voltage Divider Biasing. This course also comprises De-Morgan's Theorem, Boolean Laws & Theorem, Logic Gates and Realization and Karnaugh Map(K-Map) with most frequently asked questions in final exam of BE along with fundamental theories and numerical solutions. We strongly believe that, viewers will be benefited from these videos and the thirst of curiosity of viewers will be quenched! Feedbacks and suggestion to improve are always welcome and highly appreciated!

    Student Feedback
    5
    Average rating
    • 0%
    • 0%
    • 0%
    • 0%
    • 100%
    Reviews

    How can I take the online course?

    Firstly, you need to create an account, choose the course you want to take, buy the course by choosing the payment methods. After you have paid for the course, you can start learning easily. There is no fixed time to access the course. You can learn anytime, anywhere on any device. We have mobile app and website both.



    We have courses for Grade 1-12, Engineering, Adobe Creative Courses, Share Training Courses, Engineering Entrance Prep Courses and Language Courses. For more details, go to All courses


    In the course, all the videos are included based on CDC and government approved syllabus for all classes. All the videos are focused for exams and better understanding of subject matter. Major important questions are solved in the video itself.

    Yes, you can download the videos and watch it offline even if you don’t have good internet.


    You can make payment through various methods. You can send us Direct Bank Transfer to our Bank Account or you can use Smart Payment Methods like E-sewa, Khalti, IME Pay, Connect IPS etc.

    We have a Discussion Panel in our website where you can discuss about the subject if you have any confusions or questions. If you are facing any technical error, please contact us at +977-9802350600.

    We have free trial option for 10 days in Mero School for Grade 1-12 courses. Besides, for other courses, we have multiple combo plans at discounted rates. To find more, click All plans